

## 16-CHANNEL Fm+ I<sup>2</sup>C-BUS CONSTANT-CURRENT LED SINK DRIVER

### FEATURES

- 16 LED Drivers (Each Output Programmable at Off, On, Programmable LED Brightness, or Programmable Group Dimming/Blinking Mixed With Individual LED Brightness)
- 16 Constant-Current Open-Drain Output Channels
- 256-Step (8-Bit) Linear Programmable Brightness Per LED Output Varying From Fully Off (Default) to Maximum Brightness Using a 97-kHz PWM Signal
- 256-Step Group Brightness Control Allows General Dimming [Using a 190-Hz PWM Signal From Fully Off to Maximum Brightness (Default)]
- 256-Step Group Blinking With Frequency Programmable From 24 Hz to 10.73 s and Duty Cycle From 0% to 99.6%
- Four Hardware Address Pins Allow 14 TLC59116 Devices to Be Connected to the Same I<sup>2</sup>C Bus
- Four Software-Programmable I<sup>2</sup>C Bus Addresses (One LED Group Call Address and Three LED Sub Call Addresses) Allow Groups of Devices to Be Addressed at the Same Time in Any Combination
- Software Reset Feature (SWRST Call) Allows Device to Be Reset Through I<sup>2</sup>C Bus
- Up to 14 Possible Hardware-Adjustable Individual I<sup>2</sup>C Bus Addresses Per Device, So That Each Device Can Be Programmed
- Open-Load/Overtemperature Detection Mode to Detect Individual LED Errors
- Output State Change Programmable on Acknowledge or Stop Command to Update Outputs Byte by Byte or All at the Same Time (Default to Change on Stop)
- Output Current Adjusted Through an External Resistor
- Constant Output Current Range: 10 mA to 100 mA
- Maximum Output Voltage: 17 V
- 25-MHz Internal Oscillator Requires No External Components
- 1-MHz Fast Mode Plus Compatible I<sup>2</sup>C Bus Interface With 30-mA High Drive Capability on SDA Output for Driving High-Capacitive Buses
- Internal Power-On Reset
- Noise Filter on SCL/SDA Inputs
- No Glitch on Power Up
- Active-Low Reset
- Supports Hot Insertion
- Low Standby Current
- 3.3-V or 5-V Supply Voltage
- 5.5-V Tolerant Inputs
- Offered in 28-pin TSSOP (PW) Package
- –40°C to 85°C Operation

### DESCRIPTION/ORDERING INFORMATION

The TLC59116 is an I<sup>2</sup>C bus controlled 16-channel LED driver that is optimized for red/green/blue/amber (RGBA) color mixing and backlight application for amusement products. Each LED output has its own 8-bit resolution (256 steps) fixed-frequency individual PWM controller that operates at 97 kHz, with a duty cycle that is adjustable from 0% to 99.6%. The individual PWM controller allows each LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a fixed frequency of 190 Hz and an adjustable frequency between 24 Hz to once every 10.73 seconds, with a duty cycle that is adjustable from 0% to 99.6%. The group PWM controller dims or blinks all LEDs with the same value.

Each LED output can be off, on (no PWM control), or set at its individual PWM controller value at both individual and group PWM controller values.

The TLC59116 is one of the first LED controller devices in a new Fast-mode Plus (Fm+) family. Fm+ devices offer higher frequency (up to 1 MHz) and longer, more densely populated bus operation (up to 4000 pF).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Software programmable LED group and three Sub Call I<sup>2</sup>C bus addresses allow all or defined groups of TLC59116 devices to respond to a common I<sup>2</sup>C bus address allowing, for example, all red LEDs to be turned on or off at the same time or a marquee chasing effect, thus minimizing I<sup>2</sup>C bus commands. Four hardware address pins allow up to 14 devices on the same bus.


The Software Reset (SWRST) call allows the master to perform a reset of the TLC59116 through the I<sup>2</sup>C bus, identical to the Power-On Reset (POR) that initializes the registers to their default state, causing the outputs to be set high (LED off). This allows an easy and quick way to reconfigure all device registers to the same condition.


**ORDERING INFORMATION<sup>(1)</sup>**

T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – PW	Reel of 2000	TLC59116IPWR	Y59116

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).
- (2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

**BLOCK DIAGRAM**





### TERMINAL FUNCTIONS

TERMINAL		I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
REXT	1	I	Input terminal used to connect an external resistor for setting up all output currents
A0	2	I	Address input 0
A1	3	I	Address input 1
A2	4	I	Address input 2
A3	5	I	Address input 3
$\overline{\text{OUT0}}$	6	O	Constant current output 0
$\overline{\text{OUT1}}$	7	O	Constant current output 1
$\overline{\text{OUT2}}$	8	O	Constant current output 2
$\overline{\text{OUT3}}$	9	O	Constant current output 3
GND	10		Ground
$\overline{\text{OUT4}}$	11	O	Constant current output 4
$\overline{\text{OUT5}}$	12	O	Constant current output 5
$\overline{\text{OUT6}}$	13	O	Constant current output 6
$\overline{\text{OUT7}}$	14	O	Constant current output 7
$\overline{\text{OUT8}}$	15	O	Constant current output 8
$\overline{\text{OUT9}}$	16	O	Constant current output 9
$\overline{\text{OUT10}}$	17	O	Constant current output 10
$\overline{\text{OUT11}}$	18	O	Constant current output 11
GND	19		Ground
$\overline{\text{OUT12}}$	20	O	Constant current output 12
$\overline{\text{OUT13}}$	21	O	Constant current output 13
$\overline{\text{OUT14}}$	22	O	Constant current output 14
$\overline{\text{OUT15}}$	23	O	Constant current output 15
GND	24		Ground
$\overline{\text{RESET}}$	25	I	Active-low reset input
SCL	26	I	Serial clock input
SDA	27	I/O	Serial data input/output
V <sub>CC</sub>	28		Power supply

(1) I = input, O = output

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

$V_{CC}$	Supply voltage range	0 V to 7 V
$V_I$	Input voltage range	-0.4 V to $V_{CC} + 0.4$ V
$V_O$	Output voltage range	-0.5 V to 20 V
$I_O$	Output current	120 mA
$\theta_{JA}$	Thermal impedance, junction to free air <sup>(2)</sup>	61.7 °C/W
$P_D$	Power dissipation	See Dissipation Ratings
$T_J$	Junction temperature range	-40°C to 150°C
$T_{stg}$	Storage temperature range	-55°C to 150°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The package thermal impedance is calculated in accordance with JESD 51-7.

**DISSIPATION RATINGS**

PACKAGE	POWER RATING $T_A \leq 25^\circ\text{C}$	DERATING FACTOR <sup>(1)</sup> $T_A > 25^\circ\text{C}$	POWER RATING $T_A = 85^\circ\text{C}$
PW (TSSOP)	1207 mW	9.6 mW/°C	628 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

**RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

		MIN	MAX	UNIT	
$V_{CC}$	Supply voltage	3	5.5	V	
$V_{IH}$	High-level input voltage	SCL, SDA, $\overline{\text{RESET}}$ , A0, A1, A2, A3		V	
$V_{IL}$	Low-level input voltage	SCL, SDA, $\overline{\text{RESET}}$ , A0, A1, A2, A3		V	
$V_O$	Supply voltage to output pins	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$		V	
$I_{OL}$	Low-level output current sink	SDA	$V_{CC} = 3$ V	20	mA
			$V_{CC} = 3$ V	30	
$I_O$	Output current	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$		mA	
$T_A$	Operating free-air temperature	-40	85	°C	

- (1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

**ELECTRICAL CHARACTERISTICS**
 $V_{CC} = 3\text{ V to }5.5\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$I_I$	Input/output leakage current	SCL, SDA, A0, A1, A2, A3, RESET $V_I = V_{CC}$ or GND			$\pm 0.3$	$\mu\text{A}$
	Output leakage current	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $V_O = 17\text{ V}$ , $T_J = 25^\circ\text{C}$			0.5	$\mu\text{A}$
$V_{POR}$	Power-on reset voltage			2.5		V
$I_{OL}$	Low-level output current	SDA $V_{CC} = 3\text{ V}$ , $V_{OL} = 0.4\text{ V}$	20			mA
		$V_{CC} = 5\text{ V}$ , $V_{OL} = 0.4\text{ V}$	30			
$I_{O(1)}$	Output current 1	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $V_O = 0.6\text{ V}$ , $R_{ext} = 720\ \Omega$ , $CG = 0.992^{(2)}$		26		mA
	Output current error	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $I_O = 26\text{ mA}$ , $V_O = 0.6\text{ V}$ , $R_{ext} = 720\ \Omega$ , $T_J = 25^\circ\text{C}$			$\pm 8$	%
	Output channel to channel current error	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $I_O = 26\text{ mA}$ , $V_O = 0.6\text{ V}$ , $R_{ext} = 720\ \Omega$ , $T_J = 25^\circ\text{C}$			$\pm 6$	%
$I_{O(2)}$	Output current 2	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $V_O = 0.8\text{ V}$ , $R_{ext} = 360\ \Omega$ , $CG = 0.992^{(2)}$		52		mA
	Output current error	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $I_O = 52\text{ mA}$ , $V_O = 0.8\text{ V}$ , $R_{ext} = 360\ \Omega$ , $T_J = 25^\circ\text{C}$			$\pm 8$	%
	Output channel to channel current error	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $I_O = 52\text{ mA}$ , $V_O = 0.8\text{ V}$ , $R_{ext} = 360\ \Omega$ , $T_J = 25^\circ\text{C}$			$\pm 6$	%
$I_{OUT}$ vs $V_{OUT}$	Output current vs output voltage regulation	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $V_O = 1\text{ V to }3\text{ V}$ , $I_O = 26\text{ mA}$		$\pm 0.1$		%V
		$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $V_O = 3\text{ V to }5.5\text{ V}$ , $I_O = 26\text{ mA to }120\text{ mA}$		$\pm 1$		
$I_{OUT,Th1}$	Threshold current 1 for error detection	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $I_{OUT,target} = 26\text{ mA}$		$0.5 \times I_{TARGET}$		%
$I_{OUT,Th2}$	Threshold current 2 for error detection	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $I_{OUT,target} = 52\text{ mA}$		$0.5 \times I_{TARGET}$		%
$I_{OUT,Th3}$	Threshold current 3 for error detection	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ $I_{OUT,target} = 104\text{ mA}$		$0.5 \times I_{TARGET}$		%
$T_{SD}$	Overtemperature shutdown <sup>(3)</sup>		150	175	200	$^\circ\text{C}$
$T_{HYS}$	Restart hysteresis			15		$^\circ\text{C}$
$C_i$	Input capacitance	SCL, A0, A1, A2, A3, RESET $V_I = V_{CC}$ or GND		5		pF
$C_{io}$	Input/output capacitance	SDA $V_I = V_{CC}$ or GND		8		pF
$I_{CC}$	Supply current	$V_{CC} = 5.5\text{ V}$	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{OFF}$ , $R_{ext} = \text{Open}$		25	mA
			$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{OFF}$ , $R_{ext} = 720\ \Omega$		29	
			$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{OFF}$ , $R_{ext} = 360\ \Omega$		32	
			$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{OFF}$ , $R_{ext} = 180\ \Omega$		37	
			$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{ON}$ , $R_{ext} = 720\ \Omega$		29	
			$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{ON}$ , $R_{ext} = 360\ \Omega$		32	
			$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{ON}$ , $R_{ext} = 180\ \Omega$		37	

 (1) All typical values are at  $T_A = 25^\circ\text{C}$ .

 (2) CG is the Current Gain and is defined in [Table 11](#).

(3) Specified by design

## TIMING REQUIREMENTS

 $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ 

		STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		FAST MODE PLUS I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<b>I<sup>2</sup>C Interface</b>								
$f_{\text{SCL}}$	SCL clock frequency <sup>(1)</sup>	0	100	0	400	0	1000	kHz
$t_{\text{BUF}}$	I <sup>2</sup> C bus free time between Stop and Start conditions	4.7		1.3		0.5		$\mu\text{s}$
$t_{\text{HD;STA}}$	Hold time (repeated) Start condition	4		0.6		0.26		$\mu\text{s}$
$t_{\text{SU;STA}}$	Setup time for a repeated Start condition	4.7		0.6		0.26		$\mu\text{s}$
$t_{\text{SU;STO}}$	Setup time for Stop condition	4		0.6		0.26		$\mu\text{s}$
$t_{\text{HD;DAT}}$	Data hold time	0		0		0		ns
$t_{\text{VD;ACK}}$	Data valid acknowledge time <sup>(2)</sup>	0.3	3.45	0.1	0.9	0.05	0.45	$\mu\text{s}$
$t_{\text{VD;DAT}}$	Data valid time <sup>(3)</sup>	0.3	3.45	0.1	0.9	0.05	0.45	$\mu\text{s}$
$t_{\text{SU;DAT}}$	Data setup time	250		100		50		ns
$t_{\text{LOW}}$	Low period of SCL clock	4.7		1.3		0.5		$\mu\text{s}$
$t_{\text{HIGH}}$	High period of SCL clock	4		0.6		0.26		$\mu\text{s}$
$t_f$	Fall time of both SDA and SCL signals <sup>(4)(5)</sup>		300	$20+0.1C_b$ <sup>(6)</sup>	300		120	ns
$t_r$	Rise time of both SDA and SCL signals		1000	$20+0.1C_b$ <sup>(6)</sup>	300		120	ns
$t_{\text{SP}}$	Pulse width of spikes that must be suppressed by the input filter <sup>(7)</sup>		50		50		50	ns
<b>Reset</b>								
$t_W$	Reset pulse width	10		10		10		ns
$t_{\text{REC}}$	Reset recovery time	0		0		0		ns
$t_{\text{RESET}}$	Time to reset <sup>(8)(9)</sup>	400		400		400		ns

- (1) Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either SDA or SCL is held low for a minimum of 25 ms. Disable bus time-out feature for dc operation.
- (2)  $t_{\text{VD;ACK}}$  = time for ACK signal from SCL low to SDA (out) low.
- (3)  $t_{\text{VD;DAT}}$  = minimum time for SDA data out to be valid following SCL low.
- (4) A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the  $V_{\text{IL}}$  of the SCL signal) in order to bridge the undefined region of the SCL falling edge.
- (5) The maximum  $t_f$  for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time ( $t_f$ ) for the SDA output stage is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified  $t_f$ .
- (6)  $C_b$  = Total capacitance of one bus line in pF
- (7) Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.
- (8) Resetting the device while actively communicating on the bus may cause glitches or errant Stop conditions.
- (9) Upon reset, the full delay will be the sum of  $t_{\text{RESET}}$  and the RC time constant of the SDA bus.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Reset Timing





Figure 2. Definition of Timing


Protocol	Start Condition (S)	Bit 7 MSB (A7)	Bit 6 (A6)	Bit 7 (D1)	Bit 8 (D0)	Acknowledge (A)	Stop Condition (P)
----------	---------------------	----------------	------------	------------	------------	-----------------	--------------------



NOTE: Rise and fall times refer to  $V_{IL}$  and  $V_{IH}$ .

Figure 3. I<sup>2</sup>C Bus Timing

## PARAMETER MEASUREMENT INFORMATION (continued)



NOTE:  $R_L$  = Load resistance for SDA and SCL; should be  $>1\text{ k}\Omega$  at 3-mA or lower current

$C_L$  = Load capacitance; includes jig and probe capacitance

$R_T$  = Termination resistance; should be equal to the output impedance ( $Z_O$ ) of the pulse generator

**Figure 4. Test Circuit for Switching Characteristics**



## APPLICATION INFORMATION

### Functional Description

#### Device Address

Following a Start condition, the bus master must output the address of the slave it is accessing.

#### Regular I<sup>2</sup>C Bus Slave Address

The I<sup>2</sup>C bus slave address of the TLC59116 is shown in Figure 5. To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low. For buffer management purposes, a set of sector information data should be stored.




Figure 5. Slave Address

The last bit of the address byte defines the operation to be performed. When set to logic 1, a read operation is selected. When set to logic 0, a write operation is selected.

#### LED All Call I<sup>2</sup>C Bus Address

- Default power-up value (ALLCALLADR register): D0h or 1101 000
- Programmable through I<sup>2</sup>C bus (volatile programming)
- At power-up, LED All Call I<sup>2</sup>C bus address is enabled. TLC59116 sends an ACK when D0h ( $R/\overline{W} = 0$ ) or D1h ( $R/\overline{W} = 1$ ) is sent by the master.

See [LED All Call I2C Bus Address Register \(ALLCALLADR\)](#) for more detail.

#### NOTE:

The default LED All Call I<sup>2</sup>C bus address (D0h or 1101 000) must not be used as a regular I<sup>2</sup>C bus slave address, since this address is enabled at power-up. All the TLC59116 devices on the I<sup>2</sup>C bus will acknowledge the address if it is sent by the I<sup>2</sup>C bus master.

#### LED Sub Call I<sup>2</sup>C Bus Address

- Three different I<sup>2</sup>C bus addresses can be used
- Default power-up values:
  - SUBADR1 register: D2h or 1101 001
  - SUBADR2 register: D4h or 1101 010
  - SUBADR3 register: D8h or 1101 100
- Programmable through I<sup>2</sup>C bus (volatile programming)
- At power-up, Sub Call I<sup>2</sup>C bus address is disabled. TLC59116 does not send an ACK when D2h ( $R/\overline{W} = 0$ ) or D3h ( $R/\overline{W} = 1$ ) or D4h ( $R/\overline{W} = 0$ ) or D5h ( $R/\overline{W} = 1$ ) or D8h ( $R/\overline{W} = 0$ ) or D9h ( $R/\overline{W} = 1$ ) is sent by the master.

See [I2C Bus Subaddress Registers 1 to 3 \(SUBADR1 to SUBADR3\)](#) for more detail.

#### NOTE:

The LED Sub Call I<sup>2</sup>C bus addresses may be used as regular I<sup>2</sup>C bus slave addresses if their corresponding enable bits are set to 0 in the [MODE1 Register](#).

### Software Reset I<sup>2</sup>C Bus Address

The address shown in [Figure 6](#) is used when a reset of the TLC59116 is performed by the master. The software reset address (SWRST Call) must be used with R/W = 0. If R/W = 1, the TLC59116 does not acknowledge the SWRST. See [Software Reset](#) for more detail.




**Figure 6. Software Reset Address**

**NOTE:**

The Software Reset I<sup>2</sup>C bus address is reserved address and cannot be use as regular I<sup>2</sup>C bus slave address or as an LED All Call or LED Sub Call address.

### Control Register

Following the successful acknowledgement of the slave address, LED All Call address or LED Sub Call address, the bus master sends a byte to the TLC59116, which is stored in the Control register. The lowest five bits are used as a pointer to determine which register is accessed (D[4:0]). The highest three bits are used as auto-increment flag and auto-increment options (AI[2:0]).



**Figure 7. Control Register**

When the auto-increment flag is set (AI2 = logic 1), the five low order bits of the Control register are automatically incremented after a read or write. This allows the user to program the registers sequentially. Four different types of auto-increment are possible, depending on AI1 and AI0 values.

**Table 1. Auto-Increment Options**

AI2	AI1	AI0	DESCRIPTION
0	0	0	No auto-increment
1	0	0	Auto-increment for all registers. D[4:0] roll over to 0 0000 after the last register (1 1011) is accessed.
1	0	1	Auto-increment for individual brightness registers only. D[4:0] roll over to 0 0010 after the last register (1 0001) is accessed.
1	1	0	Auto-increment for global control registers only. D[4:0] roll over to 1 0010 after the last register (1 0011) is accessed.
1	1	1	Auto-increment for individual and global control registers only. D[4:0] roll over to 0 0010 after the last register (1 0011) is accessed.

**NOTE:**

Other combinations are not shown in [Table 1](#). (AI[2:0] = 001, 010, and 011) are reserved and must not be used for proper device operation.

AI[2:0] = 000 is used when the same register must be accessed several times during a single I<sup>2</sup>C bus communication, for example, changing the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation.

AI[2:0] = 100 is used when all the registers must be sequentially accessed, for example, power-up programming.

AI[2:0] = 101 is used when the four LED drivers must be individually programmed with different values during the same I<sup>2</sup>C bus communication, for example, changing a color setting to another color setting.

AI[2:0] = 110 is used when the LED drivers must be globally programmed with different settings during the same I<sup>2</sup>C bus communication, for example, global brightness or blinking change.

AI[2:0] = 111 is used when individually and global changes must be performed during the same I<sup>2</sup>C bus communication, for example, changing color and global brightness at the same time.

Only the five least significant bits D[4:0] are affected by the AI[2:0] bits.

When the Control register is written, the register entry point determined by D[4:0] is the first register that will be addressed (read or write operation), and can be anywhere between 0 0000 and 1 1011 (as defined in Table 2). When AI[2] = 1, the Auto-Increment flag is set and the rollover value at which the point where the register increment stops and goes to the next one is determined by AI[2:0]. See Table 1 for rollover values. For example, if the Control register = 1111 0100 (F4h), then the register addressing sequence will be (in hex):

14 → ... → 1B → 00 → ... → 13 → 02 → ... → 13 → 02 → ... as long as the master keeps sending or reading data.

## Driver Output

### Constant Current Output

In LED display applications, TLC59116 provides nearly no current variations from channel to channel and from device to device. While I<sub>OUT</sub> ≤ 52 mA, the maximum current skew between channels is less than ±6% and less than ±8% between devices.

### Adjusting Output Current

TLC59116 scales up the reference current (I<sub>ref</sub>) set by the external resistor (R<sub>ext</sub>) to sink the output current (I<sub>out</sub>) at each output port. Table 11 shows the Configuration Code and discusses bits CM, HC, and CC[5:0]. The following formulas can be used to calculate the target output current I<sub>OUT,target</sub> in the saturation region:

$$V_{REXT} = 1.26 \text{ V} \times VG$$

$$I_{ref} = V_{REXT}/R_{ext}, \text{ if another end of the external resistor } R_{ext} \text{ is connected to ground}$$

$$I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1}$$

Where R<sub>ext</sub> is the resistance of the external resistor connected to the REXT terminal, and V<sub>REXT</sub> is the voltage of REXT, which is controlled by the programmable voltage gain (VG), which is defined by the Configuration Code.

The Current Multiplier bit (CM) sets the ratio I<sub>OUT,target</sub>/I<sub>ref</sub> to 15 or 5 (sets the exponent "CM – 1" to either 0 or –1). After power on, the default value of VG is 127/128 = 0.992, and the default value of CM is 1, so that the ratio I<sub>OUT,target</sub>/I<sub>ref</sub> = 15. Based on the default VG and CM:

$$V_{REXT} = 1.26 \text{ V} \times 127/128 = 1.25 \text{ V}$$

$$I_{OUT,target} = (1.25 \text{ V}/R_{ext}) \times 15$$

Therefore, the default current is approximately 52 mA at 360 Ω and 26 mA at 720 Ω. The default relationship after power on between I<sub>OUT,target</sub> and R<sub>ext</sub> is shown in Figure 8.




Figure 8. I<sub>OUT,target</sub> vs R<sub>ext</sub>

## Register Descriptions

Table 2 describes the registers in the TLC59116.

**Table 2. Register Descriptions**

REGISTER NUMBER (HEX)	NAME	ACCESS <sup>(1)</sup>	DESCRIPTION
00	MODE1	R/W	Mode 1
01	MODE2	R/W	Mode 2
02	PWM0	R/W	Brightness control LED0
03	PWM1	R/W	Brightness control LED1
04	PWM2	R/W	Brightness control LED2
05	PWM3	R/W	Brightness control LED3
06	PWM4	R/W	Brightness control LED4
07	PWM5	R/W	Brightness control LED5
08	PWM6	R/W	Brightness control LED6
09	PWM7	R/W	Brightness control LED7
0A	PWM8	R/W	Brightness control LED8
0B	PWM9	R/W	Brightness control LED9
0C	PWM10	R/W	Brightness control LED10
0D	PWM11	R/W	Brightness control LED11
0E	PWM12	R/W	Brightness control LED12
0F	PWM13	R/W	Brightness control LED13
10	PWM14	R/W	Brightness control LED14
11	PWM15	R/W	Brightness control LED15
12	GRPPWM	R/W	Group duty cycle control
13	GRPFREQ	R/W	Group frequency
14	LEDOUT0	R/W	LED output state 0
15	LEDOUT1	R/W	LED output state 1
16	LEDOUT2	R/W	LED output state 2
17	LEDOUT3	R/W	LED output state 3
18	SUBADR1	R/W	I <sup>2</sup> C bus subaddress 1
19	SUBADR2	R/W	I <sup>2</sup> C bus subaddress 2
1A	SUBADR3	R/W	I <sup>2</sup> C bus subaddress 3
1B	ALLCALLADR	R/W	LED All Call I <sup>2</sup> C bus address
1C	IREF	R/W	IREF configuration
1D	EFLAG1	R	Error flags 1
1E	EFLAG2	R	Error flags 2

(1) R = read, W = write

## Mode Register 1 (MODE1)

Table 3 describes Mode Register 1.

**Table 3. MODE1 – Mode Register 1 (Address 00h) Bit Description**

BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
7	AI2	R	0 <sup>(2)</sup>	Register auto-increment disabled
			1	Register auto-increment enabled
6	AI1	R	0 <sup>(2)</sup>	Auto-increment bit 1 = 0
			1	Auto-increment bit 1 = 1
5	AI0	R	0 <sup>(2)</sup>	Auto-increment bit 0 = 0
			1	Auto-increment bit 0 = 1
4	SLEEP	R/W	0	Normal mode <sup>(3)</sup>
			1 <sup>(2)</sup>	Low-power mode. Oscillator off <sup>(4)</sup> .
3	SUB1	R/W	0 <sup>(2)</sup>	Device does not respond to I <sup>2</sup> C bus subaddress 1.
			1	Device responds to I <sup>2</sup> C bus subaddress 1.
2	SUB2	R/W	0 <sup>(2)</sup>	Device does not respond to I <sup>2</sup> C bus subaddress 2.
			1	Device responds to I <sup>2</sup> C bus subaddress 2.
1	SUB3	R/W	0 <sup>(2)</sup>	Device does not respond to I <sup>2</sup> C bus subaddress 3.
			1	Device responds to I <sup>2</sup> C bus subaddress 3.
0	ALLCALL	R/W	0	Device does not respond to LED All Call I <sup>2</sup> C bus address.
			1 <sup>(2)</sup>	Device responds to LED All Call I <sup>2</sup> C bus address.

(1) R = read, W = write

(2) Default value

(3) Requires 500  $\mu$ s maximum for the oscillator to be up and running once SLEEP bit has been set to logic 1. Timings on LED outputs are not ensured if PWMx, GRPPWM, or GRPFREQ registers are accessed within the 500- $\mu$ s window.

(4) No blinking or dimming is possible when the oscillator is off.

## Mode Register 2 (MODE2)

Table 4 describes Mode Register 2.

**Table 4. MODE2 – Mode Register 2 (Address 01h) Bit Description**

BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
7	EFCLR	R/W	0 <sup>(2)</sup>	Enable error status flag
			1	Clear error status flag
6:4		R	000 <sup>(2)</sup>	Reserved
5	DMLNK	R/W	0 <sup>(2)</sup>	Group control = dimming
			1	Group control = blinking
3	OCH	R/W	0 <sup>(2)</sup>	Outputs change on Stop command <sup>(3)</sup>
			1	Outputs change on ACK
2:0		R	000 <sup>(2)</sup>	Reserved

(1) R = read, W = write

(2) Default value

(3) Change of the outputs at the Stop command allows synchronizing outputs of more than one TLC59116. Applicable to registers from 02h (PWM0) to 17h (LEDOUT) only.

## Brightness Control Registers 0 to 15 (PWM0 to PWM15)

Table 5 describes Brightness Control Registers 0 to 15.

**Table 5. PWM0 to PWM15 – Brightness Control Registers 0 to 15 (Address 02h to 11h) Bit Description**

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
02h	PWM0	7:0	IDC0[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM0 individual duty cycle
03h	PWM1	7:0	IDC1[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM1 individual duty cycle
04h	PWM2	7:0	IDC2[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM2 individual duty cycle
05h	PWM3	7:0	IDC3[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM3 individual duty cycle
06h	PWM4	7:0	IDC4[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM4 individual duty cycle
07h	PWM5	7:0	IDC5[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM5 individual duty cycle
08h	PWM6	7:0	IDC6[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM6 individual duty cycle
09h	PWM7	7:0	IDC7[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM7 individual duty cycle
0Ah	PWM8	7:0	IDC8[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM8 individual duty cycle
0Bh	PWM9	7:0	IDC9[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM9 individual duty cycle
0Ch	PWM10	7:0	IDC10[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM10 individual duty cycle
0Dh	PWM11	7:0	IDC11[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM11 individual duty cycle
0Eh	PWM12	7:0	IDC12[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM12 individual duty cycle
0Fh	PWM13	7:0	IDC13[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM13 individual duty cycle
10h	PWM14	7:0	IDC14[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM14 individual duty cycle
11h	PWM15	7:0	IDC15[7:0]	R/W	0000 0000 <sup>(2)</sup>	PWM15 individual duty cycle

(1) R = read, W = write

(2) Default value

A 97-kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h (0% duty cycle = LED output off) to FFh (99.6% duty cycle = LED output at maximum brightness). Applicable to LED outputs programmed with LDRx = 10 or 11 (LEDOUT0 and LEDOUT1 registers).

$$\text{Duty cycle} = \text{IDCn}[7:0] / 256$$

## Group Duty Cycle Control Register (GRPPWM)

Table 6 describes the Group Duty Cycle Control Register.

**Table 6. GRPPWM – Group Brightness Control Register (Address 12h) Bit Description**

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
12h	GRPPWM	7:0	GDC0[7:0]	R/W	1111 1111 <sup>(2)</sup>	GRPPWM register

(1) R = read, W = write

(2) Default value

When the DMBLNK bit (MODE2 register) is programmed with logic 0, a 190-Hz fixed-frequency signal is superimposed with the 97-kHz individual brightness control signal. GRPPWM is then used as a global brightness control, allowing the LED outputs to be dimmed with the same value. The value in GRPFREQ is then a Don't care.

General brightness for the 16 outputs is controlled through 256 linear steps from 00h (0% duty cycle = LED output off) to FFh (99.6% duty cycle = maximum brightness). This is applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 and LEDOUT1 registers).

When DMBLNK bit is programmed with logic 1, the GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ defines the blinking period (from 24 Hz to 10.73 s) and GRPPWM defines the duty cycle (ON/OFF ratio in %).

$$\text{Duty cycle} = \text{GDC0}[7:0] / 256$$

## Group Frequency Register (GRPFREQ)

Table 7 describes the Group Frequency Register.

**Table 7. GRPFREQ – Group Frequency Register (Address 13h) Bit Description**

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
13h	GRPFREQ	7:0	GFRQ[7:0]	R/W	0000 0000 <sup>(2)</sup>	GRPFREQ register

(1) R = read, W = write

(2) Default value

GRPFREQ is used to program the global blinking period when the DMBLNK bit (MODE2 register) is equal to 1. Value in this register is a Don't care when DMBLNK = 0. This is applicable to LED output programmed with LDRx = 11 (LEDOUT0 and LEDOUT1 registers).

The blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz) to FFh (10.73 s).

$$\text{Global blinking period (seconds)} = (\text{GFRQ}[7:0] + 1) / 24$$

## LED Driver Output State Registers 0 to 3 (LEDOUT0 to LEDOUT3)

Table 8 describes LED Driver Output State Registers 0 to 3.

**Table 8. LEDOUT0 to LEDOUT3 – LED Driver Output State Registers 0 to 3 (Address 14h to 17h) Bit Description**

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
14h	LEDOUT0	7:6	LDR3[1:0]	R/W	00 <sup>(2)</sup>	LED3 output state control
		5:4	LDR2[1:0]	R/W	00 <sup>(2)</sup>	LED2 output state control
		3:2	LDR1[1:0]	R/W	00 <sup>(2)</sup>	LED1 output state control
		1:0	LDR0[1:0]	R/W	00 <sup>(2)</sup>	LED0 output state control
15h	LEDOUT1	7:6	LDR7[1:0]	R/W	00 <sup>(2)</sup>	LED7 output state control
		5:4	LDR6[1:0]	R/W	00 <sup>(2)</sup>	LED6 output state control
		3:2	LDR5[1:0]	R/W	00 <sup>(2)</sup>	LED5 output state control
		1:0	LDR4[1:0]	R/W	00 <sup>(2)</sup>	LED4 output state control
16h	LEDOUT2	7:6	LDR11[1:0]	R/W	00 <sup>(2)</sup>	LED11 output state control
		5:4	LDR10[1:0]	R/W	00 <sup>(2)</sup>	LED10 output state control
		3:2	LDR9[1:0]	R/W	00 <sup>(2)</sup>	LED9 output state control
		1:0	LDR8[1:0]	R/W	00 <sup>(2)</sup>	LED8 output state control
17h	LEDOUT3	7:6	LDR15[1:0]	R/W	00 <sup>(2)</sup>	LED15 output state control
		5:4	LDR14[1:0]	R/W	00 <sup>(2)</sup>	LED14 output state control
		3:2	LDR13[1:0]	R/W	00 <sup>(2)</sup>	LED13 output state control
		1:0	LDR12[1:0]	R/W	00 <sup>(2)</sup>	LED12 output state control

(1) R = read, W = write

(2) Default value

LDRx = 00: LED driver x is off (default power-up state).

LDRx = 01: LED driver x is fully on (individual brightness and group dimming/blinking not controlled).

LDRx = 10: LED driver x is individual brightness can be controlled through its PWMx register.

LDRx = 11: LED driver x is individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.

## I<sup>2</sup>C Bus Subaddress Registers 1 to 3 (SUBADR1 to SUBADR3)

Table 9 describes I<sup>2</sup>C Bus Subaddress Registers 1 to 3.

**Table 9. SUBADR1 to SUBADR3 – I<sup>2</sup>C Bus Subaddress Registers 1 to 3 (Address 18h to 1Ah)  
Bit Description**

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
18h	SUBADR1	7:1	A1[7:1]	R/W	1101 001 <sup>(2)</sup>	I <sup>2</sup> C bus subaddress 1
		0	A1[0]	R	0 <sup>(2)</sup>	Reserved
19h	SUBADR2	7:1	A2[7:1]	R/W	1101 010 <sup>(2)</sup>	I <sup>2</sup> C bus subaddress 2
		0	A2[0]	R	0 <sup>(2)</sup>	Reserved
1Ah	SUBADR3	7:1	A3[7:1]	R/W	1101 100 <sup>(2)</sup>	I <sup>2</sup> C bus subaddress 3
		0	A3[0]	R	0 <sup>(2)</sup>	Reserved

(1) R = read, W = write

(2) Default value

Subaddresses are programmable through the I<sup>2</sup>C bus. Default power-up values are D2h, D4h, D8h. The TLC59116 does not acknowledge these addresses immediately after power-up (the corresponding SUBx bit in MODE1 register is equal to 0).

Once subaddresses have been programmed to valid values, the SUBx bits (MODE1 register) must be set to 1 to allow the device to acknowledge these addresses.

Only the 7 MSBs representing the I<sup>2</sup>C bus subaddress are valid. The LSB in SUBADR<sub>x</sub> register is a read-only bit (0).

When SUBx is set to 1, the corresponding I<sup>2</sup>C bus subaddress can be used during either an I<sup>2</sup>C bus read or write sequence.

## LED All Call I<sup>2</sup>C Bus Address Register (ALLCALLADR)

Table 10 describes the LED All Call I<sup>2</sup>C Bus Address Register.

**Table 10. ALLCALLADR – LED All Call I<sup>2</sup>C Bus Address Register (Address 1Bh) Bit Description**

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
1Bh	ALLCALLADR	7:1	AC[7:1]	R/W	1101 000 <sup>(2)</sup>	All Call I <sup>2</sup> C bus address
		0	AC[0]	R	0 <sup>(2)</sup>	Reserved

(1) R = read, W = write

(2) Default value

The LED All Call I<sup>2</sup>C bus address allows all the TLC59116 devices in the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to 1, which is the power-up default state). This address is programmable through the I<sup>2</sup>C bus and can be used during either an I<sup>2</sup>C bus read or write sequence. The register address can also be programmed as a Sub Call.

Only the seven MSBs representing the All Call I<sup>2</sup>C bus address are valid. The LSB in ALLCALLADR register is a read-only bit (0).

If ALLCALL bit = 0, the device does not acknowledge the address programmed in register ALLCALLADR.



**Output Gain Control Register (IREF)**

Table 11 describes the Output Gain Control Register.

**Table 11. IREF – Output Gain Control Register (Address 1Ch) Bit Description**

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
1Ch	IREF	7	CM	R/W	1 <sup>(2)</sup>	High/low current multiplier
		6	HC	R/W	1 <sup>(2)</sup>	Subcurrent
		5:0	CC[5:0]	R/W	11 1111 <sup>(2)</sup>	Current multiplier

(1) R = read, W = write

(2) Default value

IREF determines the voltage gain (VG), which affects the voltage at the REXT terminal and indirectly the reference current ( $I_{ref}$ ) flowing through the external resistor at terminal REXT. Bit 0 is the Current Multiplier (CM) bit, which determines the ratio  $I_{OUT,target}/I_{ref}$ . Each combination of VG and CM sets a Current Gain (CG).

- VG: the relationship between {HC,CC[0:5]} and the voltage gain is calculated as shown:

$$VG = (1 + HC) \times (1 + D/64) / 4$$

$$D = CC0 \times 2^5 + CC1 \times 2^4 + CC2 \times 2^3 + CC3 \times 2^2 + CC4 \times 2^1 + CC5 \times 2^0$$

Where HC is 1 or 0, and D is the binary value of CC[0:5]. So, the VG could be regarded as a floating-point number with 1-bit exponent HC and 6-bit mantissa CC[0:5]. {HC,CC[0:5]} divides the programmable voltage gain (VG) into 128 steps and two sub-bands:

Low-voltage subband (HC = 0): VG = 1/4 to 127/256, linearly divided into 64 steps

High-voltage subband (HC = 1): VG = 1/2 to 127/128, linearly divided into 64 steps

- CM: In addition to determining the ratio  $I_{OUT,target}/I_{ref}$ , CM limits the output current range.  
High Current Multiplier (CM = 1):  $I_{OUT,target}/I_{ref} = 15$ , suitable for output current range  $I_{OUT} = 10$  mA to 120 mA.  
Low Current Multiplier (CM = 0):  $I_{OUT,target}/I_{ref} = 5$ , suitable for output current range  $I_{OUT} = 5$  mA to 40 mA
- CG: The total Current Gain is defined as:

$$V_{REXT} = 1.26 \text{ V} \times VG$$

$$I_{ref} = V_{REXT}/R_{ext}, \text{ if the external resistor (} R_{ext} \text{) is connected to ground.}$$

$$I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1} = 1.26 \text{ V}/R_{ext} \times VG \times 15 \times 3^{CM-1} = (1.26 \text{ V}/R_{ext} \times 15) \times CG$$

$$CG = VG \times 3^{CM-1}$$

Therefore, CG = (1/12) to (127/128), divided into 256 steps.

**Examples**

- IREF Code {CM, HC, CC[0:5]} = {1,1,111111}  
VG = 127/128 = 0.992 and CG = VG × 3<sup>0</sup> = VG = 0.992
- IREF Code {CM, HC, CC[0:5]} = {1,1,000000}  
VG = (1 + 1) × (1 + 0/64)/4 = 1/2 = 0.5, and CG = 0.5
- IREF Code {CM, HC, CC[0:5]} = {0,0,000000}  
VG = (1 + 0) × (1 + 0/64)/4 = 1/4, and CG = (1/4) × 3<sup>-1</sup> = 1/12

After power on, the default value of the Configuration Code {CM, HC, CC[0:5]} is {1,1,111111}. Therefore, VG = CG = 0.992. The relationship between the Configuration Code and the Current Gain is shown in Figure 9.




Figure 9. Current Gain vs Configuration Code

**Error Flags Registers (EFLAG1, EFLAG2)**

Table 12 describes Error Flags Registers 1 and 2.

**Table 12. EFLAG1, EFLAG2 – Error Flags Registers (Address 1Dh and 1Eh) Bit Description**

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE <sup>(2)</sup>	DESCRIPTION <sup>(3)</sup>
1Dh	EFLAG1	7:0	EFLAG1[7:0]	R	1111 1111	Error flags 1. Upper 8-bit channel error status.
1Eh	EFLAG2	7:0	EFLAG2[7:0]	R	1111 1111	Error flags 2. Lower 8-bit channel error status.

- (1) R = read, W = write
- (2) Default value
- (3) At power up, in order to initialize the Error Flags registers, the host must write 1 to bit 7 of the MODE2 register and then write 0 to bit 7 of the MODE2 register.

**Open-Circuit Detection**

The TLC59116 LED open-circuit detection compares the effective current level  $I_{OUT}$  with the open load detection threshold current  $I_{OUT,Th}$ . If  $I_{OUT}$  is below the threshold  $I_{OUT,Th}$  the TLC59116 detects an open load condition. This error status can be read out as an error flag through the registers EFLAG1 and EFLAG2.

For open-circuit error detection, a channel must be on.

**Table 13. Open-Circuit Detection**

STATE OF OUTPUT PORT	CONDITION OF OUTPUT CURRENT	ERROR STATUS CODE	MEANING
Off	$I_{OUT} = 0 \text{ mA}$	0	Detection not possible
On	$I_{OUT} < I_{OUT,Th}^{(1)}$	0	Open circuit
	$I_{OUT} \geq I_{OUT,Th}^{(1)}$	Channel n error status bit 1	Normal

(1)  $I_{OUT,Th} = 0.5 \times I_{OUT,target}$  (typical)

## Overtemperature Detection and Shutdown

The TLC59116 LED is equipped with a global overtemperature sensor and 16 individual channel-selective overtemperature sensors.

- When the global sensor reaches the trip temperature, all output channels are shut down, and the error status is stored in the internal Error Status register of every channel. After shutdown, the channels automatically restart after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as the error status code in registers EFLAG1 and EFLAG2.
- When one of the channel-specific sensors reaches trip temperature, only the affected output channel is shut down, and the error status is stored only in the internal Error Status register of the affected channel. After shutdown, the channel automatically restarts after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as error status code in registers EFLAG1 and EFLAG2.

For channel-specific overtemperature error detection, a channel must be on.

The error flags of open-circuit and overtemperature are ORed to set the EFLAG1 and EFLAG2 registers.

The error status code due to overtemperature is reset when the host writes 1 to bit 7 of the MODE2 register. The host must write 0 to bit 7 of the MODE2 register to enable the overtemperature error flag.

**Table 14. Overtemperature Detection<sup>(1)</sup>**

STATE OF OUTPUT PORT	CONDITION	ERROR STATUS CODE	MEANING
On On → all channels Off	$T_j < T_{j,trip} \text{ global}$	1	Normal
	$T_j > T_{j,trip} \text{ global}$	All error status bits = 0	Global overtemperature
On On → Off	$T_j < T_{j,trip} \text{ channel } n$	1	Normal
	$T_j > T_{j,trip} \text{ channel } n$	Channel n error status bit = 0	Channel n overtemperature

(1) The global shutdown threshold temperature is approximately 170°C.

## Power-On Reset (POR)

When power is applied to  $V_{CC}$ , an internal power-on reset holds the TLC59116 in a reset condition until  $V_{CC}$  reaches  $V_{POR}$ . At this point, the reset condition is released and the TLC59116 registers, and I<sup>2</sup>C bus state machine are initialized to their default states (all zeroes), causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below 0.2 V to reset the device.

## External Reset

A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin low for a minimum of  $t_W$ . The TLC59116 registers and I<sup>2</sup>C state machine are held in their default states until the  $\overline{\text{RESET}}$  input is again high.

This input requires a pullup resistor to  $V_{CC}$  if no active connection is used.

## Software Reset

The Software Reset Call (SWRST Call) allows all the devices in the I<sup>2</sup>C bus to be reset to the power-up state value through a specific I<sup>2</sup>C bus command.

The SWRST Call function is defined as the following:

1. A Start command is sent by the I<sup>2</sup>C bus master.
2. The reserved SWRST I<sup>2</sup>C bus address 1101 011 with the R/W bit set to 0 (write) is sent by the I<sup>2</sup>C bus master.
3. The TLC59116 device(s) acknowledge(s) after seeing the SWRST Call address 1101 0110 (D6h) only. If the R/W bit is set to 1 (read), no acknowledge is returned to the I<sup>2</sup>C bus master.
4. Once the SWRST Call address has been sent and acknowledged, the master sends two bytes with two specific values (SWRST data byte 1 and byte 2):
  - a. Byte1 = A5h: the TLC59116 acknowledges this value only. If byte 1 is not equal to A5h, the TLC59116 does not acknowledge it.
  - b. Byte 2 = 5Ah: the TLC59116 acknowledges this value only. If byte 2 is not equal to 5Ah, the TLC59116 does not acknowledge it.

If more than two bytes of data are sent, the TLC59116 does not acknowledge any more.

5. Once the correct two bytes (SWRST data byte 1 and byte 2 only) have been sent and correctly acknowledged, the master sends a Stop command to end the SWRST Call. The TLC59116 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time ( $t_{BUF}$ ).


The I<sup>2</sup>C bus master may interpret a non-acknowledge from the TLC59116 (at any time) as a SWRST Call Abort. The TLC59116 does not initiate a reset of its registers. This happens only when the format of the Start Call sequence is not correct.

## Individual Brightness Control With Group Dimming/Blinking

A 97-kHz fixed-frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control the individual brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be applied to the four LED outputs):

- A lower 190-Hz fixed-frequency signal with programmable duty cycle (8 bits, 256 steps) provides a global brightness control.
- A programmable frequency signal from 24 Hz to 1/10.73 s (8 bits, 256 steps) provides a global blinking control.



NOTE: Minimum pulse width for LEDn brightness control is 40 ns.  
 Minimum pulse width for group dimming is 20.48  $\mu\text{s}$ .  
 When  $M = 1$  (GRPPWM register value), the resulting LEDn Brightness Control + Group Dimming signal has two pulses of the LED Brightness Control signal (pulse width =  $n \times 40 \text{ ns}$ , with  $n$  defined in the PWMx register).  
 This resulting Brightness + Group Dimming signal shows a resulting control signal with  $M = 4$  (8 pulses).

Figure 10. Brightness and Group Dimming Signals

### Characteristics of the I<sup>2</sup>C Bus

The I<sup>2</sup>C bus is for two-way two-line communication between different devices or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

#### Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 11).




Figure 11. Bit Transfer

## Start and Stop Conditions

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the Start condition (S). A low-to-high transition of the data line while the clock is high is defined as the Stop condition (P) (see Figure 12).




Figure 12. Start and Stop Conditions

## System Configuration

A device generating a message is a transmitter; a device receiving is the receiver. The device that controls the message is the master and the devices that are controlled by the master are the slaves (see Figure 13).




Figure 13. System Configuration

## Acknowledge

The number of data bytes transferred between the Start and the Stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a high level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver that is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable low during the high period of the acknowledge related clock pulse; setup time and hold time must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line high to enable the master to generate a Stop condition.




Figure 14. Acknowledge/Not Acknowledge on I<sup>2</sup>C Bus





Figure 15. Write to a Specific Register



A. See Table 2 for register definitions.

Figure 16. Write to All Registers Using Auto-Increment




Figure 17. Multiple Writes to Individual Brightness Registers Using Auto-Increment





Figure 18. Read All Registers Auto-Increment





- A. In this example, several TLC59116 devices are used, and the same Sequence A is sent to each of them.
- B. The ALLCALL bit in the MODE1 register is equal to 1 for this example.
- C. The OCH bit in the MODE2 register is equal to 1 for this example.

**Figure 19. LED All Call I2C Bus Address Programming and LED All Call Sequence**

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TLC59116IPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC59116IPWRG4	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**



**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC59116IPWR	TSSOP	PW	28	2000	330.0	16.4	7.1	10.4	1.6	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC59116IPWR	TSSOP	PW	28	2000	346.0	346.0	33.0

PW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated